

# MAD7: a Memory Architecture Simulator Targeted at Design Space Exploration

Hadrien Clarke<sup>1,2</sup>, Antoine Trouvé<sup>1</sup> and Kazuaki Murakami<sup>1,2</sup>

<sup>1</sup> Institute of Systems, Information Technologies and Nanotechnologies

<sup>2</sup> Kyushu University



### Motivation

For many-core architectures:

- The number of accesses to the common main memory potentially increases
  - exacerbation of the "memory wall." [4]
- The number of cache banks increases and banks can be either private or shared [2]
  - the design space is larger than for mono-core architectures.
- Cycle-accurate simulators are either slow and/or limited [1]
  - unadapted tools for rapid design space exploration.

### Flow

### Approach

- Focus on memory architecture only. The performance of a memory architecture is supposed mostly independent of the architecture of the cores.
- Trade-off between precision and simulation speed: fast simulations are more appropriate for design space exploration. ④
- Coherency is roughly enforced and doesn't count as overhead [3].
- Evaluations of architectures are based on access costs reflecting technological choices (e.g. cache look-up time) and yielding a score instead of absolute access times.
- Multiple architectures can be compared using their respective scores for a given workload.

### References

- Shwe et al., "RExCACHE: Rapid Exploration of Unified Last-level Cache," ASP-DAC2013
- Zhang et al., "Does Cache Sharing on Modern CMP Matter to the Performance of Contemporary Multithreaded Programs?" PPOPP2010
- Martin et al., "Why On-Chip Cache Coherence is Here to Stay," Communications of the ACM, July 2012
- Wulf et al., "Hitting the Memory Wall: Implications of the Obvious," Computer Architecture News, March 1995

### Design space exploration ①

#### Cache "shareness"

#### Architecture depth

#### Interconnect topology

#### Legend

- C: a core
- \$: a cache unit
- \$: a cache unit of a different level
- : a network node
- : a network link

#### Other dimensions

Along with the above considerations, "traditional" parameters such as cache sizes, associativities and line sizes constitute additional dimensions to the design space.

### Traces ②

### Reproducibility ③

**Figure:** Access counts from C\_0 to the RAM for 100 consecutive runs; average access count after r runs; 0.75 and 1 standard deviation;

**Figure:** Minimum required number of runs for the average of the outputs to be within 0.8 standard deviation

Noise mostly comes from the host's OS' scheduler

At least 4 runs are necessary for the outputs to be within 0.8 standard deviation

**Architecture:**  
2 cores  
private L1 caches (WB)  
shared L2 cache (4 banks)

**Benchmark:**  
PARSEC Blackscholes  
4 threads  
Simsmall  
100 runs