




The ARMv8 Simulator



Tao Jiang^{1,2}, Lele Zhang^{1,2}, Rui Hou¹, Yi Zhang^{1,2}, Qianlong Zhang¹, Lin Chai^{1,2},
 Jing Han^{1,2}, Wuxiang Zhang¹, Cong Wang^{1,2}, Lixin Zhang¹
 Institute of Computing Technology, Chinese Academy of Sciences¹
 University of Chinese Academy of Sciences, Beijing, China²

ARMv8 architecture

- Next version of the ARM architecture
- First ARM 64-bit instruction set (A64)
 - Full compatibility with ARMv7
- Focus on power efficient architecture advantages



Why need ARMv8 simulator?

The first ARMv8 CPU are due in 2014 !

- No ARMv8 performance simulator available
- Goal of Our ARMv8 Simulator
 - Easy to use
 - Easy to debug
 - Reliable
 - Accurate
 - Multiple CPU models
 - Power simulation

• It is the first open source **ARMv8** performance simulator

ARMv8 simulator features

Features	Support details
CPU Models	Atomic Simple, Timing Simple, In-Order, O3
TLP	Multi-core and SMT
Memory System	Ruby and Classic
System mode	SE mode
Power model	McPAT
ISA	All the instructions other than SIMD

- Based on **gem5**
 - a modular simulation platform
 - support most commercial ISAs
- Implement decoder of A64 instructions
- Support System-call Emulation mode
- Support to interface with other gem5 modules

Implementation


- Implement A64 instructions based on gem5
 - Analyze “ARMv8 Instruction Set Overview”
 - Consult ARMv8 gcc compiler
 - including integer and floating-point instructions
- Support System-call Emulation (SE)
 - Run binary executable files
 - Emulate the system calls
- Validation
 - Compare with ARMv8 Foundation Model
 - Evaluate some benchmarks

```
0: system.cpu.[tid:0]: Setting int reg 32 (32) to 0x7fffffff00.
0: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
0: system.cpu.[tid:0]: Setting int reg 30 (30) to 0.
0: system.cpu.[tid:0]: Setting int reg 29 (29) to 0.
0: global: Reading From misc reg 51 (51) : 0xc50008
0: global: Reading From misc reg 55 (55) : 0
0: global: Reading From misc reg 56 (56) : 0x90aa4
0: global: Reading From misc reg 57 (57) : 0x40e04e0
0: global: Reading From misc reg 76 (76) : 0
0: system.physmem: Ifetch of size 4 on address 0xb0 data 0xd280001d
0: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
0: system.cpu.[tid:0]: Setting int reg 30 (30) to 0.
500: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
500: system.cpu.[tid:0]: Setting int reg 30 (30) to 0.
500: system.cpu.[tid:0]: Setting int reg 29 (29) to 0.
1000: system.physmem: Ifetch of size 4 on address 0xb0 data 0x910003f4
1000: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
1000: system.cpu.[tid:0]: Setting int reg 32 (32) to 0x7fffffff00.
1000: system.cpu.[tid:0]: Setting int reg 29 (29) to 0x7fffffff00.
1000: system.cpu.[tid:0]: Setting int reg 29 (29) to 0x7fffffff00.
1000: system.cpu.[tid:0]: Setting int reg 29 (29) to 0x7fffffff00.
1000: system.cpu.[tid:0]: Setting int reg 5 (5) to 0.
1500: system.physmem: Ifetch of size 4 on address 0xb0 data 0xaa0003a5
1500: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
1500: system.cpu.[tid:0]: Reading int reg 31 (31) to 0.
1500: system.cpu.[tid:0]: Reading int reg 31 (31) to 0.
1500: system.cpu.[tid:0]: Reading int reg 31 (31) to 0.
1500: system.cpu.[tid:0]: Setting int reg 5 (5) to 0.
1500: system.cpu.[tid:0]: Setting int reg 5 (5) to 0.
2000: system.physmem: Ifetch of size 4 on address 0xb0 data 0xf94003a1
2000: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
2000: system.cpu.[tid:0]: Setting int reg 32 (32) to 0x7fffffff00.
2000: global: Reading From misc reg 51 (51) : 0xc50008
2000: global: Reading From misc reg 55 (55) : 0
2000: global: Reading From misc reg 56 (56) : 0x90aa4
2000: global: Reading From misc reg 57 (57) : 0x40e04e0
2000: global: Reading From misc reg 76 (76) : 0
2000: system.physmem: Read of size 8 on address 0xb0 data 0x1
2000: system.cpu.[tid:0]: Setting int reg 1 (1) to 0x1.
2000: system.cpu.[tid:0]: Setting int reg 1 (1) to 0x1.
2500: system.physmem: Ifetch of size 4 on address 0xb0 data 0x910023a2
2500: system.cpu.[tid:0]: Setting int reg 31 (31) to 0.
2500: system.cpu.[tid:0]: Reading int reg 32 (32) to 0x7fffffff00.
2500: system.cpu.[tid:0]: Setting int reg 2 (2) to 0x7fffffff00.
2500: system.cpu.[tid:0]: Setting int reg 2 (2) to 0x7fffffff00.
3000: system.physmem: Ifetch of size 4 on address 0xb0 data 0x910003a6
```

Validation & Results

- "apple-to-apple" comparison with ARMv8 Foundation Model
- Workloads
 - Micro-benchmarks
 - Assembly instructions
 - SPEC CPU2006
 - Fourstones
 - Dhrystone
 - Stream

Test results



Future Work

- Supports a large number of statistics collection
 - Cache miss
 - Instruction execution status
 - Power consumption
 - ...
- ARMv8 simulator is working, but could be better
- More extensions possible
 - Full-system simulation
 - More system calls
 - Trace driven mode

